Area Time Power Estimation for FPGA Based Designs at a Behavioral Level
نویسندگان
چکیده
A new performance estimation technique for FPGA implementation based designs is presented. The interest and originality of the method is to rapidly test a great number of implementation solutions while staying independent as far as possible of the technology used, and to include power consumption estimation. Thanks to this method, the designer can quickly have realistic information about the performances of a design, starting from a behavioral specification.
منابع مشابه
Architectural Power Estimation Based On Behavior Level Pro ling
High level synthesis is the process of generating register transfer (RT) level designs from behavioral speciications. High level synthesis systems have traditionally taken into account such constraints as area, clock period and throughput time. Many high level synthesis systems 1] permit generation of many alternative RT level designs meeting these constraints in a relatively short time. If it ...
متن کاملBridging the Gap between Compilation and Synthesis in the DEFACTO System
The DEFACTO project a Design Environment For Adaptive Computing TechnOlogy is a system that maps computations, expressed in high-level languages such as C, directly onto FPGA-based computing platforms. Major challenges are the inherent flexibility of FPGA hardware, capacity and timing constraints of the target FPGA devices, and accompanying speed-area trade-offs. To address these, DEFACTO combi...
متن کاملBridging the Gap between Compilation and Synthesis in the DEFACTO System1
_____________ 1Funded by the Defense Advanced Research Project Agency under contract # F30602-98-2-0113 2Funded through a Boeing Satellite Systems Doctoral Scholars Fellowship Abstract. The DEFACTO project a Design Environment For Adaptive Computing TechnOlogy is a system that maps computations, expressed in high-level languages such as C, directly onto FPGA-based computing platforms. Major cha...
متن کاملFPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects
Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...
متن کاملModern Simulation Acceleration and Emulation Technology
Emulation systems always seem to be labeled as either FPGA-based or processor-based. While the origin of this categorization is unknown, we do know that the classification is not technically accurate because the term “processor-based” describes architecture and “FPGA-based” describes silicon implementation. Historically, FPGAs were used in emulators to implement a gate-level mapping of the desi...
متن کامل